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Abstract-Metal-Oxide-Semiconductor Field Effect Transistor 
(MOSFET) has been the major device for integrated circuits 
over the past two decades. With technology advancement, there 
have been numerous MOSFET structures for channel length of 
0.1 pm and below reported in industrial research. A side-by- 
side comparison of these advanced device structures can provide 
useful understanding in device physics and the design trade- 
offs among MOSFET’s parameters. In this work we employ 
experimental data, device simulation, and analytical modeling 
for device comparison. The devices were developed at several 
different research laboratories. Guided by experimental data 
and simulations, analytical models for topics such as threshold 
voltage, short-channel effect, and saturation current for these 
different MOSFET structures are developed. These analytical 
models are then used for optimizing each device structures and 
comparing the devices under the same set of constraints for a 
fair comparison. The key design parameters are highlighted and 
the strength and weakness of each device structure in various 
performance categories are discussed. 
1. INTRODUCTION 
ETAL-OXIDE-SEMICONDUCTOR Field Effect Tran- 
sistor (MOSFET) has been the major device for inte- 
grated circuits over the past two decades. With technology 
advancement and the high scalability of the device structure, 
silicon MOSFET based VLSI circuits have continually deliv- 
ered performance gain and/or cost reduction to semiconductor 
chips for data processing and memory functions. Industrial 
research has already set sight on MOSFET’s of channel 
length 0.1 pm and below; the motivations for continued 
scaling include not only better speed and density but also 
less power consumption for integrating a complete system 
on a chip [I]. There have been numerous device structures 
of 0.1 pm MOSFET reported in the literature. Each device 
structure has its merits and demerits; hence it is desirable to 
compare the major proposed device structures side-by-side 
in the same set of constraints. However a comprehensive 
device comparison is not easy since there are many trade- 
offs among MOSFET’s parameters. For example,, comparison 
on ring oscillator speed data can be quite meaningless even 
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for MOSFET’ s of similar channel lengths but of different 
threshold voltages or varying degrees of short-channel effect. 
Device simulation is a good tool for device comparison [2], 
provided the simulator is calibrated to real devices otherwise 
the results are in doubt. Analytical models provide good 
physical insight. In this work we employ experimental data, 
device simulation, and analytical modeling for device compar- 
ison. The devices were developed at several different research 
laboratories. The development of analytical models is closely 
guided by simulation and experimental data. Device simulators 
are used to extrapolate data available. The analytical models 
are then used for optimizing each device structures and for 
comparing different device structures under the same set of 
constraints for a fair comparison. MOSFET devices included 
in this study are: 
* MOSFET with uniformly doped substrate (UD); 
0 Delta-doped MOSFET (DD) [3]-[6] (Fig. 1); 
* Pocket-implanted MOSFET (PI) [7]; 
0 Partially-depleted SO1 MOSFET (PDSOI); 
0 Fully-depleted SO1 MOSFET (FDSOI); 
Dynamic-threshold MOSFET (DT) [8]; and 
Double-gate MOSFET (DG) [9]-[ 117 (Fig. 1). 
DD MOSFET’s used in this study are fabricated as in [3]. 
The body contact scheme of DT MOSFET is the same as in [8]. 
DG MOSFET are fabricated as in [9]. The generic extensions 
of above devices cover a wider range of MOSFET structures. 
For example, DD MOSFET can also represent the atomic- 
layer doping MOSFET [4] and MOSFET with retrograded 
doping channel doping using ion implantation [5] and [6]. 
PI MOSFET also represents halo-doping [12]. DG MOSFET 
also represents the surrounding-gate MOSFET [IO] and the 
DELTA MOSFET [ 1 I]. It should be mentioned that we use 
the uniformly-doped channel MOSFET to represent a more 
conventional design than delta-doping and to simplify analysis, 
even though MOSFET made with the conventional approach 
using ion-implantation does not have uniform channel doping 
profile. 
The following topics are discussed in device comparison: 
0 Threshold Voltage Control and Subthreshold Swing: 
Short-Channel Effect; 
* Mobility and Saturation Current; and 
e Capacitance and Relative Gate Delay. 
These topics by no means cover the interests of every device 
engineer and circuits designer. We have limited ourselves to 
the structural differences between devices, therefore issues 
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related to manufacturing cost are not addressed. Some device 
structures considered in this work might not be manufacturable 
at this time. However, they serve to illustrate the possibili- 
ties that a breakthrough in manufacturing technology could 
unleash. 
11. THRESHOLD VOLTAGE AND SUBTHRESHOLD SWING 
A. vt and s by Back Gate x b g  
The role of threshold voltage V, subthreshold swing S has 
become increasing important with VLSI applications empha- 
sizing low-voltage, low-power, and high speed design [ 141, 
[ 151. In this section, we summarize some basic equations for V, 
and S highlighting the role of the back-gate thickness xb, for 
later use (Fig. 1). We also clarify a quantity S, the difference 
between threshold voltages defined in two different methods, 
namely the extrapolation method and the constant current 
method. Let A = V f b  + 24b, a parameter which depends on 
the gate work function. For n+-polysilicon-gate NMOSFET 
and p+-polysilicon-gate PMOSFET (dual-gate CMOS), A is 
close to 0. V, and S for the UD MOSFET are 
2 c s q N s u b ( 2 4 b  f K b )  
c o x  
Z b g  -in (1) is the depletion layer width. For a truly DD 
MOSFET with ideal step-doping profile 
xb, in (2) is the lightly-doped layer width. Note that the ideal 
delta or step doping profile is difficult to obtain, thus in practice 
V, and S will be in between ( I )  and (2) for any MOSFET 
technology that has retrograded channel doping profile. 
Depending on the body doping profile, Vt of the DT 
MOSFET is similar to (la) or ( 2 4  except for substituting V S b  
with V,. DT MOSFET has ideal S (Fig. 2) because in general 
S is determined by capacitance coupling, Vc/Vg 
where V, is the channel voltage. In DT MOSFET v b g  = v,, 
hence S M 60. For DG MOSFET xbg = t s i / 2  and Vb, = Vg, 
I Pocket Implant I 
1 Neutral Regidn Oxide 1 
Oxide 
Fig. 1. Schematic device cross sections of MOSFET devices and the defini- 
tions of their back gate thicknesses x b g ,  (a) Uniformly-doped (UD) MOSFET 
is used to approximate conventional MOSFET. Z b g  is depletion width. (b) 
Delta-doped (DD) MOSFET [ 3 ] ,  X b g  is lightly-doped layer width (zld) .  
Other examples: ALD [4], retrograded channel doping [5]  and [ 6 ] .  (c) 
Pocket-Implanted (PI) MOSFET, X b g  is depletion width. Other example: TIPS 
[7], Halo-doping [12]. (d) Fully-depleted SO1 (FDSOI) MOSFET's which has 
large z b g  . (e) Partially-depleted SO1 (PDSOI) MOSFET. (0 Double-gated 
(DG) MOSFET [9]. xbg is t s ; / 2 .  Other examples: SGT [lo], DELTA [l l ] .  
and 
The second equation in (4a) is to ensure that the silicon film 
is fully-depleted thus nearly ideal S results. Note that xbg in 
(4) is in the numerator instead of being in the dellominator as 
in ( I )  and ( 2 ) ;  the impact on device scaling will be discussed 
in Section 111. 
V, and S of PDSOI SO1 MOSFET is similar to (I)  or (2), 
depending on the body doping profiles, if the body is grounded. 
The complication caused by the floating body effect will be 
addressed in Section 11-C. V, and S of FDSOI MOSFET are 
given as 
S =60, (5b) 
S M 60 is because in ( 3 )  Cbs << COT. Note that the back-gate 
thickness of FDSOI MOSFET is very large. One may estimate 
xbg from the measured subthreshold swing 
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Fig 2 Comparison of the subthreshold swings of various device structures 
(not of the same device size) in this study The double-gate MOSFET and the 
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Fig. 3. 
of SO1 MOSFET is measured by a body contact. 
(Static) Vt and Vb of an SO1 NMOSFET depend strongly on V,. V, 
B. V, Dejned by Extrapolation and by Constant Current 
The information that V, provides are: A) the voltage when 
on-current is negligible and B) some information about the off- 
state leakage current. For on-current modeling, the threshold 
voltage is usually measured by extrapolating the gate voltage 
to zero drain current in a linear scale. Another popular defi- 
nition of the threshold voltage, more appropriate for B) is the 
gate voltage at which the drain current equals to a preset value 
Ith. Choices of &h can be 0.1 pA per W/L [9], 0.1 pA per pm 
of W [3], or 2 nA per pm of W [15]. Ith is usually chosen at 
the weak inversion [16] region where the subthreshold slope 
is well defined thereby the off-state leakage can be inferred 
from V, and S. The difference 6 between the two threshold 
voltages, which is usually small but can have a significant role, 
can be estimated by a channel charge function similar to [17] 
where C,, V, are to be determined below. Equation (6) 
becomes Coz( V, - I&,) asymptotically if the extrapolation 
K-,, is equal to 
&-ex = vkf - VVthCoz In (;?). ~ (7) 
Equation (6) also agrees asymptotically with the exponential 
subthreshold conduction. By comparing (6) with the MOSFET 
subthreshold current [18], we find V, = Vg(4s = @b), C, = 
Cd. The constant current threshold voltage can be derived by 
equating the subthreshold current to I& (I;h = Ith x WIL  or 
I;h Ith x w) 
(8) 
Thus the difference between the two threshold voltages is 
(9) 
-&A- 
-0.6l ' I 
0 5 10 
Time (pec) 
Fig. 4. Vb of a PDSOI NMOSFET in an inverter chain depends on the 
coupling to V, and Vd, and the amount of body charge. The larger the junction 
leakage current Is, the faster Vb is restored to its equilibrium value, and the 
smaller Vb is resulted during v, turning-on. 
The value of 6 is close to 0 when Ith is chosen as 0.1 pA per 
W/L and is about 0.15 V when Ith is chosen as 2 nMpm per 
W/L.  However, a smaller value of Ith better ensures that the 
resulting constant current Vt has a well-defined S. 
C. Dynamic Floating-Body Effect in SOI MOSFET 
Both V, and S of PDSOI MOSFET depend on the history 
of operation as well as how fast the device is operated [19]. 
For example, V, measured in the static case depends on the 
amount of the charge stored in the body as in Fig. 3. In this 
particular case the coupling from the body voltage VS to AV, 
is about 0.5. The exact coupling ratio depends on the vertical 
body doping profile [20]. In the dynamic situation, how V, and 
vb change with time is even more complicated due to both 
the amount of the body charge and the capacitance coupling. 
When vb change is taken into consideration in calculating 
S using (3) ,  it can be shown that S + 60 if the junction 
leakage and vb Coupling to vd are small. vb at standby restores 
to its equilibrium value 6y the junction leakage and impact 
ionization currents. The Vb change with time can be visualized 
in simulation in Fig. 4 [21], which shows that the larger the 
replenishing junction current, the faster the device is restored 
to the equilibrium state. Also the larger the body-to-source 
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Fig, 5, The inverter gate delay of PDSOI MOSFET depends on the input 
the better improvement in speed. 
Fig. 6. The short-channel characteristic length 1 can be determined by 
structures. 
pulse period and the junction leakage, The more body charge is replenished, extracting the Of (log plot for different device 
junction current, the smaller the peak v b  value. Fig. 5 shows 
that the inverter delay can be improved if more body charge 
is replenished. The exact amount of improvement depends on 
the amount of body charge, the duty cycle (active time versus 
standby time), the output loading, the channel doping profile, 
and the junction leakage characteristics. The impact of the 
floating body effect on circuit speed can be significant hence 
is included for estimating the circuit speed in Section V. 
111. SHORT-CHANNEL EFFECT 
A. Short-Channel Effect Model 
MOSFET short-channel effect is a major challenge for scal- 
ing the gate length down and below 0.1 pm. The dependence 
of V, on channel length is stronger as compared to other factors 
that also cause Vt fluctuation at small device dimension such 
as random dopant distribution [22]-[24]. The short-channel 
effect, which includes the threshold voltage roll-off and the 
drain-induced barrier lowering, can be modeled as [26] 
v, = v,, - 1 . 8 & X e - L e f f 1 2 1 ,  
(10) 
In (10) Vt, is the long-channel threshold voltage, Vds is the 
drain voltage, 1 is the characteristic length of the threshold 
voltage roll-off, and is an important device design parameter. 
We have updated the empirical expression of 1 with x b g  
defined in Section 11-A, except for DG MOSFET of which 
1 M 2/(3/2)t,,ts,[l + (ts,/12t0,)] [9]. L,ff in (10) might 
be slightly different from the metallurgical junction due to 
depletion of the sourceldrain extension. The difference is 
usually a small quantity (within f0.02 pm) by device design 
since drain depletion should be minimized otherwise the 
current driving capability will suffer [27] thereby offsetting 
the advantage obtained by scaling polysilicon gate length. 
It should be noted that (10) is valid only when AVt is not 
too large, which is also the case of practical interest. Fig. 6 
provides a way to extract 1 experimentally. 
113 113 113 1 M x,, xbg xj . 
A parameter Lmin may be defined as the minimum channel 
length that meets some specified short-channel-effect criterion 
[26], [28]. From (10) Lmin can be expressed in terms of 1 
once a criterion of the threshold voltage roll-off is selected. 
For example, one can define Lmin by an acceptable Vt roll- 
off such as AVt = 0.1 V when Vds = 2 V, therefore Lmin 
is give as 
Lmin = 21 . In (1.") 
Often it is not the absolute threshold voltage roll-off AI4 that 
is of concern, it is d&/dL that is important. From (10) we 
have dV,/dL = AK/2l, thereby Lkin is given as 
M 21 . In 
where dK/dL may be chosen to be 3.5AVt/Lmin so that 
Lk in  = Lmin. Conversely, at L,;,, d&/dL = 3.5A&/Lmin. 
In this paper, Lmin is mostly defined by constant A x  roll-off 
as in (11). With (11) and (12) it is easy to convert between 
the two criteria. 
B. MOSFET Substrute Engineering Using Deltu-Doping 
One major motivation of substrate engineering, which can 
be applied to bulk, PDSOI and DT MOSFET's, is to achieve 
good short-channel effect without having high V,. MOSFET 
Vt depends on the back gate thickness xbg as in (1)-(5). Unlike 
to, or xJ, X b g  cannot be measured directly. However we can 
substitute xbg with V, by using (lo), ( l l ) ,  and obtain the 
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Fig. 7. By varying X b g ,  the relation between the long-channel Vt and &ill 
is shown for UD and DD MOSFET. to, is 40 A. z3 is 400 8, for DD MOSFET 
and varies from 400 A to 700 A for UD MOSFET (due to the difference in 
N s u b ) ,  Experimental data scatter between the UD and DD model curves due 
to different degrees of retrograded doping. 
relation between Vt and Lmin 
In (13) n = 2 for UD devices and n = 1 for DD devices. Fig. 7 
compares the model (13) with experimental data and device 
simulations of conventional MOSFET using ion-implanted 
channel and DD MOSFET using selective epitaxial channel 
with to, = 40 8, and xJ M 400-700 8, (depending on substrate 
doping profiles j. As expected, the experimental data points 
with varying degree of substrate engineering fall between the 
DD and UD model curves. Optimized selective epitaxy process 
can be close to ideal DD model curve and achieve around 300 
A x b g  using 400 A epitaxial layer thickness after dopant out- 
diffusion. The improvement by ideal DD substrate engineering 
is about one generation of L,,, scaling or approximately 
one half of V, at the same L,,,. Fig. 8 examines the same 
relationship as in Fig. 7 but with several different to, and 
x3 for three generations of technologies. For to, M 65 8, 
and xJ M 1000 8, as in technologies of L,,, M 0.25pm 
[29], [30], substrate engineering is not important, but L,,, 
below 0.2 pm can be achieved using substrate engineering. 
Since V, can be reduced rather easily by using thinner t,,, 
substrate engineering is not always needed if V, adjustment 
is the only consideration. For example, when t,, = 40 8, 
and xJ = 400 8, UD MOSFET can achieve 0.15 pm L,,, 
at acceptable low V,, while substrate engineering can further 
improve L,,, to 0.1 pm. With aggressive scaling on to, and 
x3, UD MOSFET can achieve L,,, - 0.07pm (to, = 30 A, 
xJ M 100 8,) [31]. However, in some applications when to, 
is limited by other considerations such as reliability or direct 
tunneling leakage, or when xJ is limited by high sourceldrain 
series resistance, substrate engineering provides an alternative 
scaling approach. There are performance penalties of substrate 
engineering which will be discussed in Section IV. It should 
also be noted that, similar to UD MOSFET, delta-doping is 
also limited by the upper limit of Nsub for junction leakage 
consideration, but not so much for the junction capacitance 
Fig 8 
[3] [29]-[31] to study the role of substrate engineering in device scaling 
A similar plot to Fig 7 but with various to, and z3 combinations 
consideration if the delta-doping is place only underneath the 
channel (Fig. 1). When the delta-doped layer is depleted, the 
effectiveness of substrate engineering is reduced. This might 
be the case of some of the experimental data points in between 
the UD and DD curves in Fig. 7. Finally, the anomalous short- 
channel behavior of SO1 MOSFET [32] between PD to FD can 
also be explained by the X b g  change from the depletion width 
in PD to very large in FD as predicted by (5c). 
C. Source and Drain Engineering Using Pocket Implant 
Pocket implant is a popular technique for improving short- 
channel effect. Compared with substrate engineering, pocket 
implant can place the implanted ions near the location where 
it is needed the most around the drain (and the source). 
Compared with epitaxial channel, pocket implant using ion 
implantation is rather low cost. The exact doping profile can 
be quite intractable analytically. Our approach starts with 
simplified step pocket profiles. It can be shown that with the 
ideal step pocket profiles, the short-channel effect model as in 
(10) for PI MOSFET is 
av, M -(vds + 2 ) e - L e f f / z  
+ 1 . 8 ( ~  - 1 ) d m e - L e f f / 2 1  (14a) 
In (14b) N, is the pocket implant concentration and L, 
is the pocket implant length measured from the sourceldrain 
extension to the background channel doping (Fig. 1). K = 0 
if L, = 0 or N, = Ns&. Note that the parameter K in (14b) 
is in general a representation of a combination of Np and 
L,, therefore we will extend K as a parameter representing 
general pocket implant profiles. This generalization is valid as 
seen in Fig. 9 in which short-channel effect of PI MOSFET 
with different pocket implant dose can be successfully modeled 
by varying one parameter K Therefore one can visualize . 
what ultimately can be achieved using pocket implant to 
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Fig. 9. One parameter K can he used to described a combination of pocket 
dose, energy, and implantation angle. By varying K one can visualize what 
can he achieved ultimately to improve the short-channel effect using pocket 
implant. In this figure the implant dose is varied. 
Pocket Doping Length (pm) 
Fig. 10. Each K value in (9) represents combinations of IV, and L,. The 
feasibility of a particular K can be examined by the N,-L, design space. 
Pocket implant can improve short-channel effect by two generations of Lmin. 
improve short-channel effect by varying 6. Since each 6 value 
represents many possible combination of Np and L,, the 
feasibility of a particular 6 value can then be examined using 
Fig. 10, the Np-Lp design space, by taking process confrol 
into consideration. By optimizing the pocket process, it is 
possible to improve Lmin from 0.25 to 0.2 pm or even 0.15 pm 
as seen in Figs. 9 and 10. The improvement in pocket implant 
lies in the pocket profile control. More than one generation of 
L,;, improvement might be obtained by pocket implant. 
D. Double-Gate MOSFET 
DG MOSFET can be derived 
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Fig. 11. Analysis of the impact of to ,  scaling on L,,, for UD, DD, FDSOI, 
and DG MOSFET. The possible boundaries by Nswb and ~ l d  are also shown. 
PDSOI and DT MOSFET's have the same limitations and capabilities as 
UD/DD MOSFET depending on the channel doping profiles. Note that the 
trend of L,,, versus to ,  of the DG MOSFET is to the opposite of the other 
devices. 
Equation (13) indicates that bulk MOSFET with higher V, 
in general has smaller L,,,. However from (15), for DG 
MOSFET the opposite case is true: devices of smaller V, 
has smaller L,,,. This is because in DG MOSFET of higher 
V, - A requires thicker silicon film therefore degrades short- 
channel effect. The relation between Lmin and to, for DG 
MOSFET and other MOSFET's is shown in Fig. 11. It is 
very difficult to obtain DG MOSFET of V, - A N 0.4 
V with good short-channel effect. Adjusting V, via gate 
workfunction might be a better alternative (e.g., tungsten, 
TiN, and polycrystalline Si-Ge [33]). On the otherhand, DG 
MOSFET is the only device which can achieve very small 
L,,, with low V, and thick to, (>40 A). For multiple-% 
technology, DG MOSFET automatically gives high Vt devices 
by operating in the single-gate mode. Note that DG MOSFET 
operated in the single-gate mode is effectively a DD MOSFET 
with delta-doping concentration as high as lo2' cm-3 and 
the lightly-doped layer controlled by the silicon film thickness 
t s ,  and toz. It is also noted from Fig. 11 that for a given 
junction depth, conventional scaling scenario by reducing to, 
and increasing Nsub can not be continued if Nsub hit the its 
upper limit, e.g., 10'' cmP3 as seen in Fig. 11 when to, is 
about 25 A (xj = 400 A). After that, the dependence of 
L,,, on to, is weakened (from power of 213 to 1/3) and 
workfunction engineering might be required for V, adjustment. 
There also exist trade-offs between V d d  and to, using (10) 
and (1 1) as seen in Fig. 12. Thinner to, alleviates the short- 
channel effect constraint and allows larger V d d ,  however the 
reliability constraints and the gate leakage current will limit the 
magnitude of V d d  [34]. DD MOSFET provides more design 
latitude in this case. In general, bulk and DT MOSFET's 
have similar short-channel effect capability that depend on the 
doping profiles. PDSOI and DG MOSFET can have worse 
short-channel effect when the drain junction has large leakage 
current in the static case. Delta-doping and pocket doping 
can be applied to bulk, DT, and PDSOI MOSFET's. FDSOI 
MOSFET has poor short-channel effect due to large X b g .  To 
control the short-channel effect, parameters v,, a, V d d ,  x b g ,  
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Eef~(V,+VT-A)/6tox (MV/cm) 
Fig 13 The effective mobilities of various devices in this study They 
exhibit universal dependence at large E , f f  which is computed as 
(vg + vt + D ) / 6 t o z  Very high 
Eef f regime can be used for device apphcations because the Vt Of 
DG MOSFET does not degrade short-channel effect 
trJX (nm) 
Fig 12 The constraints between Vdd and to ,  using (10) and (11) The 
constraints imposed by 70% of intrinsic oxide breakdown and the gate leakage 
currents are also shown 
Of DG In the 
1.2 xj, and to, are all closely interrelated and should be considered 
design for sub-0.1 pm MOSFET technologies. 
as an integrated issue in device, circuit, process, and reliability 1 .o 
0.8 z 
2 Iv. MOBILITY AND SATURATION CURRENT 
a 0.4 
0.2 
A. Effective Inversion Layer Currier Mobility 
strongly the MOSFET current as well as the onset of 0.0 
For conventional MOSFET, the mobility can be universally 
- 
The effective inversion layer carrier mobility affects 
velocity overshoot for short-channel MOSFET [35], [36]. 00.0 0.5 1.0 1.5 2.0 2.5 0.0 0.5 1.0 1.5 2.0 2.5 
Vtl M VD M 
expressed in terms of the effective vertical electric field E, f f  
WI 
6 70 
P e f f  = 
1 +  
Qn can be easily approximated by Coz(Vg - K), but Q b  is 
difficult to estimate, especially for novel device structures. 
However, according to (1)-(S), the total depletion charge is 
approximately given as [38] 
Q b  CO,(% - a), (17) 
thus E e f f  becomes 
Using (18) for E , f f ,  with A - 0 for n+ polysilicon gate, 
the effective mobility is plotted Fig. 13. The double-gate 
MOSFET, due to its smallness of threshold voltage (i.e., 
low doping concentration),%as very high mobility at low 
vertical field. Note that the empirical effective mobility model 
was not developed for the low field regime in Fig. 13. It is 
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Fig 14 MOSFET Id-& characteristics of some devices in this study (a) 
DG MOSFET, (b) PDSOI MOSFET, (c) DT MOSFET, and (d) DD MOSFET 
with V, adjusted by gate workfunction and maintains good 
short-channel effect control for DG MOSFET. 
B. Drain Saturation Current 
MOSFET I d - v d  characteristics of the devices in this study 
are shown in Fig. 14(a)-(d). In general observations, DG 
MOSFET delivers twice the current with the same footprint. 
SOI-based MOSFET has to take into account the floating- 
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Fig. 15. Experimental data of Idsat and AVt of the DD MOSFET and the 
conventional MOSFET are compared. Also shown are the models using (10) 
and (22). Though DD MOSFET has smaller I d s a t  at the same channel length 
as compared with the conventional MOSFET, it has larger Idsa t  than that of 
the conventional MOSFET when both devices are compared at &,in. 
body effect and the self-heating effect. DT MOSFET can only 
operated at below 0.6 V but can improve approximately 25% 
of Idsat, depending on vt. DD MOSFET has smaller Idsat than 
the conventional MOSFET at the same channel length due to 
the effect of back-gate coupling, i.e., the bulk-charge effect. 
In this section, we present a unified analytical Idsat model 
for comparing and highlighting the Idsat difference resulting 
from Xbg dependence. In addition to comparing the saturation 
current at the same gate length, using the short channel effect 
model we are able to compare the saturation current at L,,, for 
different device structures. The basic saturation current model 
for conventional MOSFET gives [37] 
A simple interpretation of (19) is that at the onset of velocity 
saturation near the drain-end, by definition, the drain voltage 
is Vdsat, the charge density near the drain end is COZ(vg - 
Vt - r i d s a t )  and travels at saturation velocity wsat .  When Vd 
exceeds &sat, the saturation current increases slightly due to 
finite output resistance [39] which will not be considered. To 
incorporate the back-gate effect into (19), we note that V, in 
(19) should be the threshold voltage near the drain end (bulk- 
charge effect), not the usual threshold voltage defined at the 
source end. It can be shown that when the threshold voltage 
near the drain end is taken into account, the saturation current 
becomes [40] 
from (20) Idsat can be solved in (22), shown at the bottom 
of the page. Fig. 15 shows good agreement between the ex- 
perimental data of conventional MOSFET and DD MOSFET 
using (22) and (10). Since Q! is always larger than one, 
MOSFET with smaller Xbg results in smaller Idsa t .  Though 
DD MOSFET usually has higher effective mobility due to 
less channel doping concentration as seen in Fig. 13 thereby 
improving Idsat, U: is usually a stronger factor because from 
(20) it can be shown that the combined effect of the bulk 
charge and the mobility are determined by the ratio of alpLe,, 
and the variation of Q! is usually larger to control the short- 
channel effect. It can be argued that the Idsat comparison 
should be made at L,i,, not at a fixed L. Since smaller Xbg 
improves L,;,, Idsat at Lmin is usually larger for device with 
smaller Xbg because the dependence of I d s a t  on L is stronger 
than a in (20). Combined with improved gate capacitance, the 
improvement in speed by delta-doping can be significant. 
Comparing Idsat  at L,,, hence the same degree of vt roll- 
off only addresses part of the issue for device and circuit 
design. In many application such as memory and low-power 
circuits where the off-state leakage I,,,, in addition control- 
ling vt roll-off, is important. The impact of small xbg on 
Idsat is relatively minor as compared with the its impact on 
Ids&/ Io f f  due to increase in S. For a maximum tolerable 
I,ff, the required Vt is 
Authorized licensed use limited to: TOHOKU UNIVERSITY. Downloaded on March 08,2010 at 00:59:09 EST from IEEE Xplore.  Restrictions apply. 






@ Y 40 
GIa 
a 8 V,=2V tox=4nm 
H 
30  Xj=50nm RS=400apm 
Back Gate Thickness X,, (nm) 
Fig 16 For the same I , , f f ,  Idsa t  can be calculated using (ll), (22), and (23) Though smaller L,,, can he obtained by having smaller zb,, the increase 
in subthreshold swing has significant impact on Idsa t  Having subthreshold swing independent of z b g  scaling, DG and DT MOSFET's are immune to S 
degradation *Scale does not apply to DT MOSFET due to limitation in Vdd 
Substitute (23) into (22) and using S in (1) and (2) ,  6 in (9), 
and L,,, in (11), we obtain Idsat shown in Fig. 16, in which 
we have assumed the gate workfunction is adjusted to give the 
desired V,. The smaller the I , f f  requirement, the worse the 
I d s a t  degradation by scaling X b g ;  for larger I,,,, the impact 
of X b g  scaling on Idsat is less severe. In some cases I o f f  can 
place a more stringent constraint than Vt roll-off in device 
design. Fig. 17 gives one such example: Devices A and B 
have the same Lmin and V, - A. Though they should have 
similar degree of V, roll-off, they have orders of magnitude 
difference in Idsa t / Io f f .  Suppose A can be adjusted using 
workfunction engineering to give desirable Vt values, at the 
same Idsat device A has more than two orders of magnitude 
less I , f f  than device B. For applications whose I o f f  is not a 
major concern but V, roll-off control is vital, DD MOSFET is 
a good candidate. DD MOSFET is also the choice when one 
wants to reduce oxide stress and oxide leakage. DG MOSFET 
excels in Idsat / Iof f  due to its nearly ideal S regardless of 
X b g .  DT MOSFET is even superior to DG MOSFET when Vdd 
less than 0.6 V because Vt can be varied. PDSOI MOSFET 
is also competitive in Id,,t/I,ff when the dynamic floating- 
body effect is considered because in fast V, ramp S is close 
to its ideal value of 60. FDSOI MOSFET, due to its difficulty 
in L,,, scaling, has poor Idsat at a given Io,, regardless of 
the nearly ideal S. 
v. CAPACITANCES AND RELATIVE GATE DELAY 
A comparison of the relative gate delay is shown in Table 
I. The devices are compared using the following set of 
parameter sets are: Vdd = 1.5 V, to, = 30 A, x3 = 400 
A (DG MOSFET tsl = 500 A), R, = 500Rpm, dual- 
polysilicon gate MOSFET A = V f ,  + 24, = 0 (except for 
DG MOSFET). The"device parameters The devices Idsat and 
01 " " " " " 
0 20 40 60 80 100 
F1g 17 The design space of t,, and 56, as constrained by Vt roll-off, 
and by Id ,&/ I , f f  ratio Device A and B have the same L,,, in terms 
of Vt roll-off If A is a UD MOSFET and B is a DD MOSFET, they also 
have the same Vt - A However device A can achieve larger I d S a t / I , f f  
ratio than device B Therefore in some cases the constraint imposed by I , f f  
requirement might be more stringent than by V, roll-off Scaling to ,  always 
gives advantage for both but increases I, 
relative gate delay 7 are compared at a fixed L = 0.125 pm 
and at L,,,. The capacitance components in the unloaded 
case are estimated as in [41]: 67% from gate capacitance, 
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TABLE I 
RELATIVE GATE DELAY ANALYSIS 
iVdd = 1.5 V, to,  = 30 A, zJ = 400 A, R, = 500CLpm, dual-polysilicon gate MOSFET (A = vf, + 2&, % 0). DT MOSFET is not included in this 
table because of the chosen Vdd is not applicable. 
+Estimated by average vb = 0.2 V. Avt is calculated as in [20]. 
* t S ,  = 500 A, Vt - A = 0.2. Assume gate workfunction is adjusted for 0.4 V Vt . 
'Smaller C ,  due to reduced overlap between delta-doped layer and source/drain (Fig. 1). 'A 
I 
20% junction capacitance, and 13% interconnect capacitance. 
T under larger load capacitance is aTso compared. PDSOI 
MOSFET are further divided into UD PDSOI and DD PDSOI 
to highlight the impact of channel doping engineering and the 
dynamic floating-body effect. For simplicity, an average Vb 
change of 0.2 V when the transistor is switching is used for 
modeling the dynamic floating-body effect. The coupling ratio 
from Vb to Vt is 0.5 for UD and 0.75 for DD [201. Idsat 
of every device is normalized to that of the UD MOSFET 
of L = 0.125 pm. All the capacitances are normalized to 
the gate capacitance of UD MOSFET of L = 0.125 pm. 
The junction capacitance of DD MOSFET is smaller than 
that of the UD MOSFET by assuming the delta-doping is 
only under the channel (Fig. 1). The relative gate delay T 
is calculated based on these assumptions. By comparing UD 
and DD MOSFET, one might note that the bulk charge effect 
and the mobility effect gives a total of 8% reduction of 
Idsat for DD MOSFET. But approximately 15% of Idsat is 
gained by smaller L,,,, therefore 5-10% net improvement in 
Idsat can be obtained. Combined with smaller CO, and C,, 
DD MOSFET can be significantly faster than UD MOSFET. 
However, when compared at the same L, DD MOSFET might 
be even slower. A 10% improvement in Idsat can be obtained 
by the dynamic floating-body effect for UD PDSOI, and 
15% for DD PDSOI, based on the above model. This make 
DD PDSOI the fastest device in some categories, and the 
improvement in speed ranges from 15-40%, depending on 
how the comparison is made. It should also be mentioned that 
the improvement in T by the dynamic floatingbody effect also 
depends on the duty cycle and the output load, both of which 
are not considered in the table for simplicity. FDSOI suffers 
from its scalability in speed performance. DG MOSFET, with 
its 2 x Idsat (and 2 x Cg), has decent performance in every 
category and excels when driving large output load. 
VI. CONCLUSION 
All major advanced MOSFET device structures are studied 
and compared. We use a framework of analytical models, 
calibrated by experimental data and device simulation, to 
analyze these device structures. Based on these models, the 
interdependence of the device parameters, such as to,, V,, S, 
Idsat, Ioff, etc., can be quantified and the design space can 
be explored. The usefulness of the models are demonstrated 
in studying the threshold voltage, the subthreshold swing, the 
short channel effect, the effective mobility, the drain saturation 
current, and the relative gate delay. The major conclusions are 
summarized below: 
MOSFET with uniform channel doping has lower I , f f  
than delta-doped MOSFET-an important trait for some 
applications. UD MOSFET of 0.09 pm L,,, can be 
achieved with to, = 30 A, Nsub = 10l8 ~ m - ~ ,  x, M 200 
A, and V, M 0.35 V. 
Ideal retrograded (delta) doping profile can improve L,,, 
by 20%. For to, = 30 A, x3 M 200 A, L,,, = 0.07 pm 
can be achieved. 
Fully-depleted SO1 MOSFET is difficult to be scaled 
down below 0.15 pm with satisfactory short-channel 
effect. 
Partially-depleted SO1 MOSFET has the same potential 
for scaling as bulk MOSFET, but can improve speed by 
1540%, depending on load capacitance, channel doping 
profile, etc. Dynamic-threshold MOSFET provides the 
largest Idsut/Io f f at low V d d  operation. 
Double-gate MOSFET provides the largest Idsat per unit 
channel width among all devices in this study. It can 
achieve small L,,, with relatively thick to, (-50 A). It 
also features high carrier mobility for small L,,, devices. 
xbg effect will affect Idsat but not S. 
DD MOSFET is suitable for applications where larger 
current drive (small L,in), good digital design noise 
margin (Vt roll-off control) are needed but the stand-by 
power consumption can be relaxed, such as in high-end 
microprocessors. 
For applications where Ioff is important such as devices 
in memory array, UD MOSFET is better than DD MOS- 
FET in terms of Idsat/Io f f .  Though difficult to fabricate 
in random logic, DG MOSFET, with ideal S, might first 
appear as devices in periodic memory array. 
The speed advantage of PDSOI MOSFET can be further 
enhanced by capitalizing on its lack of the body effect 
and the presence of the dynamic-floating body effect. DT 
MOSFET can be a good candidate for ultra-low-voltage 
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